# ZHUANHAO WU

512 Havelock Dr.  $\diamond$  Waterloo, Ontario, N2L 4N7 Canada

+1 519-778-6226  $\diamond$  zhuanhao.wu@uwaterloo.ca

#### **EDUCATION**

#### University of Waterloo

Waterloo, Canada Ph.D. candidate in Electrical and Computer Engineering Fall. 2019 - Fall. 2024 (expected) Research area: computer architecture, cache coherence, real-time systems Supervisor: Hiren Patel

# University of Waterloo

MASc in Electrical and Computer Engineering Department of Electrical and Computer Engineering Supervisor: Hiren Patel

#### Nankai University

B.E. in Computer Science and Technology

Fall. 2017 - Spring. 2019

Waterloo, Canada

Tianjin, China Sept. 2013 - Jul. 2017

## PUBLICATIONS

#### **Conference Publications**

- SCCL: An open-source SystemC to RTL translator Zhuanhao Wu, Maya Gokhale, Scott Lloyd, Hiren Patel Accepted, To appear in FCCM 2023
- Ditty: Directory-based Cache Coherence for Multicore Safety-critical Systems Zhuanhao Wu, Marat Bekmyrza, Nachiket Kapre, Hiren Patel Accepted, To appear in DATE 2023, nominated for Best Paper Award Candidate
- ZeroCost-LLC: Shared LLCs at No Cost to WCL Zhuanhao Wu, Anirudh Kaushik, Hiren Patel Accepted, To appear in RTAS 2023
- Predictable sharing of last-level cache partitions for multi-core safety-critical systems Zhuanhao Wu, Hiren Patel DAC 2022
- ZHW: A Numerical CODEC for Big Data Scientific Computation Michael Barrow, Zhuanhao Wu, Scott Lloyd, Maya Gokhale, Hiren Patel, Peter Lindstrom FPT 2022
- A Hardware Platform for Exploring Predictable Cache Coherence Protocols for Real-time Multicores Zhuanhao Wu, Anirudh Kaushik, Paulos Tegegn, Hiren Patel RTAS 2021
- CARP: A Data Communication Mechanism for Multi-core Mixed-Criticality Systems Anirudh Kaushik, Paulos Tegegn, Zhuanhao Wu, Hiren Patel RTSS 2019
- Strengthening PUFs using Composition Zhuanhao Wu, Hiren Patel, Manoj Sachdev, Mahesh Tripunitara **ICCAD 2019**

#### **Workshop Publications**

• PASoC: A Predictable Accelerator-rich SoC Susmita Tadepalli, Zhuanhao Wu, Hiren Patel Accepted, To appear in TCRS'23

## **Journal Publications**

• Enhancing Strong PUF Security With Nonmonotonic Response Quantization Kleber Stangherlin, **Zhuanhao Wu**, Hiren Patel, Manoj Sachdev *TVLSI 2023* 

#### RESEARCH PROJECT EXPERIENCE

Predictable directory-based coherence protocolMay. 2022 - currentDeveloper in a group of 2Computer Architecture and Embedded System Group, University of<br/>Waterloo

## Keywords: cache coherence, HLS, hardware prototype

- $\cdot$  Developed a directory-based coherence protocol and hardware with WCL guarantees, where the coherence protocol includes coherence state changes to a baseline MSI protocol
- Integrated of designs from multi-language (the real-time interconnect is implemented in SystemVerilog, the cache design is implemented in HLS C++, the glue logic is implemented in Scala/Spinal-HDL)
- $\cdot\,$  Synthesized and run the design in AWS FPGA F1 platform

Ensuring worst-case latency with ZeroCost-LLCMay. 2022 - December. 2022Sole developerComputer Architecture and Embedded System Group, University of WaterlooKeywords: gem5, C++, micro-architectural simulator

- $\cdot$  Implemented the ZIV mechanism to eliminate back-invalidations in inclusive LLC
- · Implemented an invariant-based mechanism on top of ZIV to eliminate write-backs caused due to LLC replacement, which lowers the WCL bound.

systemc-clang SystemVerilog translation backendSept. 2019 - currentDeveloper in a group of 4Computer Architecture and Embedded System Group, University of<br/>Waterloo

## Keywords: SystemC, Python, hardware prototyping, compiler

- Translated the frontend generated intermediate representation (IR) into SystemVerilog with Python parser
- $\cdot\,$  Synthesized and run a ZHW floating point number encoder/decoder generated from SystemC on a Zynq UltraScale+ FPGA board
- $\cdot\,$  Synthesized and run a systolic array design generated from SystemC on a Zynq UltraScale+ board

Predictable Cache Coherence Prototyping PlatformFeb. 2020 - Sept. 2021Sole developerComputer Architecture and Embedded System Group, University of WaterlooKeywords: heterogeneous cache coherence, RISC-V, FPGA, linux device driver, qemu

- $\cdot$  Implemented a QEMU device, enabling co-simulation of host applications and the actual hardware design
- $\cdot$  Implemented a host device driver, allowing the host to access the FPGA memory coherently with RISC-V cores
- $\cdot$  Set up CI environment for verifying the core and verified the single core implementation against riscv-tests with iverilog and verilator
- $\cdot$  Implemented a set-associative cache design
- $\cdot$  Implemented a DSL in Chisel/Scala for describing hardware coherence protocols
- $\cdot$  Synthesized RV32IA to Xilinx and Altera FPGAs and verified the synthesized core against riscvtests
- · Implemented the Predictable MSI cache coherence
- $\cdot$  Implemented the predictable TDM bus arbitration schemes with various flavors, some leading to improvement of WCL bound over previous works
- $\cdot$  Implemented the system call emulation mechanism, enabling the core to handle file I/O and to spawn threads without an operating system

Developer in a group of 2 Computer Architecture and Embedded System Group, University of Waterloo

- $\cdot$  Implemented a framework in Python for evaluating the resilience of different PUF architectures to machine learning-based modeling attacks.
- $\cdot$  Validated the machine learning resistance of a new architecture with evolutionary strategies and logistic regression.
- $\cdot\,$  The framework leads to the publication of two PUF architectures, PoP and NMQ-PUF.

## Wavenet implementation on FPGA

Mar. 2018 - Apr. 2018

 $Course\ Project$ 

- $\cdot$  Implemented a text-to-speech neural net architecture, the Wavenet, on FPGA using high-level synthesis.
- $\cdot\,$  Cross-validated the result with tensorflow implementation.

# AWARDS AND HONORS

Engineering Graduate Scholarship	Fall 2017, Winter 2021, Fall 2022
ACM/ICPC Asia Regional Onsites, 2 Silver Medals	2016

## **RELEVANT COURSES**

Register-Transfer-Level Design Reconfigurable Computing Reinforcement Learning Computer Organization Algorithm Design and Analysis Safety-critical Embedded Software

## TECHNICAL STRENGTHS

Languages & DSLsC++, Python, Verilog, Bash, Scala (Chisel/SpinalHDL), SystemCTechnologiesVitis/Vivado, Tensorflow/PyTorch, Git, Linux

#### Physical Unclonable Functions (PUFs)